Mechanism and lifetime prediction method for hot-carrier-induced degradation in lateral diffused metal-oxidesemiconductor transistors Appl. Phys. Lett. 92, 243501 (2008); 10.1063/1.2947588
Vacuum gate dielectric gate-all-around nanowire for hot carrier injection and bias temperature instability free transistor A gate-all-around (GAA) field effect transistor with vacuum gate dielectric is presented as a structure free from hot-carrier injection and bias temperature instability. A conventional GAA fabrication process is used along with selective removal of the sacrificial gate oxide as an extra process step. The lowered dielectric constant in vacuum gate dielectric can be compensated by the nature of the nanowire and physical oxide thickness reduction. As the nanowire channel is fully surrounded by empty space, reliability issues relevant to the gate dielectric can be completely cleared. Aggressive scaling of gate length and gate oxide thickness has aggravated reliability issues relevant to the gate dielectric. Hot-carrier injection (HCI) and bias temperature instability (BTI) are frequently associated with the gate oxide integrity. The impact ionization process caused by the high electric field near the drain is responsible for the HCI stress. The broken hydrogen (H) species in the interfacial Si-H bonds and the subsequent diffusion process are responsible for a negative BTI (NBTI) stress for p-type field effect transistor (FET). Likewise, the electron trapping in the gate dielectric causes a positive BTI (PBTI) stress for n-type FET. Significant efforts have been made to achieve degradation-tolerable FETs. A lightly doped drain has been widely adopted to lower the channel electric field, which alleviates the generation of hot electrons. A deuterium (D 2 ) annealing step has been applied to create interfacial Si-D bonds, enabling sites more resilient to carrier bombardment than the Si-H bonds. 1 Furthermore, oxide nitridation has been employed to introduce deeper localization of Si-H states, thus mitigating hopping frequency. 2 Nevertheless, it has been impossible to completely avoid the degradation as long as the gate dielectric exists.
Vacuum or air regions have recently been introduced in silicon device architecture. For example, a porous oxide with low dielectric constant (low-k) has been adapted as an interlayer dielectric to reduce the crosstalk between interconnects. 3 A vacuum gate spacer was adapted to mitigate the cell-to-cell interference and lower the parasitic capacitance in a floating gate memory. 4 A similar effort demonstrated enhancement of the short channel effects as a result of the reduced gate fringing capacitance. 5 A gate dielectric with a partial air gap was suggested for biosensing devices in beyond-Moore applications. 6 The probe and target biomolecules were subsequently placed in the gap, and then the specific binding was detected by the change in dielectric constant and charge density. Movable suspended gates were used as a resonator and pressure sensor. 7, 8 The suspended body of a double-gate fin FET (FinFET) allowed the mechanical actuation of the body for low-power memory applications. 9 Therefore, the presence of vacuum or air regions inside the devices would no longer be exotic.
A double-gate FinFET with a full air gap as the gate dielectric was proposed for a hot-carrier stress immune structure. 10 However, as the bottom of the channel was in contact with the buried oxide of the silicon-on-insulator substrate, the charges trapped in the buried oxide can be responsible for the device degradation. A simulation and model study for hot-carrier immunity in gate-all-around (GAA) vacuum gate dielectric FET structure has already been provided. 11 In this paper, a fully vacuum insulated n-type GAA FET, fabricated using conventional silicon process, is demonstrated. The effect of the reduced dielectric constant is investigated and then HCI and N/PBTI are assessed.
The fabrication scheme is the same as the silicon nanowire transistor process with only an additional sacrificial oxide removal step. 12 The device was fabricated on an 8 in. p-type silicon-on-insulator substrate. Boron and phosphorous implantations were carried out for n-and p-type transistors, respectively. A 100 nm top silicon was thinned down to 50 nm by sacrificial oxidation and removal. After the silicon nanowire channel was patterned, the buried oxide underneath the nanowire was removed by dilute hydrofluoric acid (HF) to form the suspended nanowire. Next, a low temperature tetraethylorthosilicate process was used to form a conformal sacrificial oxide. Then, the polysilicon was deposited and patterned, followed by source/drain implantation and activation. Finally, the sacrificial oxide was selectively removed by dilute HF. Though no treatment was conducted after the oxide removal, the native oxide may passivate the surface of the nanowire. The scanning electron microscope images of the transistor are shown in Fig. 1 . The diameter of the nanowire is 20 nm and the length of the gate (L G ) is 180 nm. The vacuum cavity with a thickness of 10 nm is seen between the gate and the nanowire channel. When the sacrificial layer is released, the buckling of the suspended structure is often found as a result of the surface tension during the drying process of the etchant. However, the gate-all-around structure can be free of stiction problems because the surface tension is symmetrically balanced over the circumference of the nanowire. 13 The drain current versus the gate voltage (I D -V G ) characteristics for different drain voltages (V D ) is shown in Fig. 2 . The measurement was carried out at dark and ambient conditions and the ordinary I D -V G behavior was monitored. In suspended gate/body structures reported previously, 9 the electrostatic forces tend to bend the suspended structure, leading to hysteresis. However, no I D -V G hysteresis was found here because the electrostatic forces are evenly distributed due to the symmetric surrounding gate structure and therefore, a force gradient cannot be induced.
The dielectric constant of vacuum is smaller than all conventional dielectrics, which can adversely cause the short-channel effects. The figure of merit for the shortchannel effect can be characterized by a scaling length (k) that defines the minimum L G allowed for a given device geometry and material parameters without degrading the subthreshold swing and drain-induced-barrier-lowering.
14 The minimum L G is given by L Gmin ! (2 $ 3) Â k. For a gate-allaround structure, the k is
where e Si and e Ox are the dielectric constants of silicon and gate dielectric, respectively, and t Si and t Ox are the diameter of the nanowire and physical thickness of the gate dielectric, respectively. 15 Figure 3 shows k versus t Si and t Ox characteristics for vacuum, SiO 2 , and HfO 2 . As t Si is decreased for a fixed t Ox , k decreases linearly while the differences between vacuum and the two oxides are maintained. However, as t Ox is decreased for a fixed t Si , k of the vacuum device is more aggressively reduced than the other two, suggesting that t Ox reduction will help to compensate the low dielectric constant of vacuum. At fixed t Si ¼ t Ox ¼ 3 nm, for example, the vacuum, SiO 2 and HfO 2 devices show 2.3 nm, 1.4 nm, and 0.9 nm, respectively, for the scaling length. The vacuum gate insulated devices are less scalable than ordinary high-k insulated devices due to lower dielectric constant. Nevertheless, the effect of low dielectric constant can be compensated and k can become small if the t Ox and t Si are sufficiently scaled.
It is known that the reliability limiting factor of nFET is HCI, while pFET is constrained by NBTI. However, PBTI becomes a concern even in high-k nFET devices. In this regard, Fig. 4 N/PBTI stress conditions were chosen at V G ¼ À20 V and V G ¼ 20 V at 125 C. In order to contrast the effect of vacuum gate dielectric, a GAA nanowire FET with SiO 2 gate oxide was prepared and the stress voltages for equivalent gate field were applied to stress the control devices. The HCI degradation of the vacuum device was negligible for all stress conditions. The I D shift of the vacuum device stressed at V D ¼ 4 V is smaller than that of the control SiO 2 device stressed at V D ¼ 2 V, which indicates that the vacuum device is more robust against HCI than the conventional gate dielectric. A two step degradation was observed in SiO 2 devices. The degradation in the earlier stage is due to the interface state generation at the oxide and silicon interface. Then, the degradation tends to saturate after an extended stress time of 100 s due to a gradual reduction of the oxide bulk trap sites available for the subsequent filling. The shift in power-law time coefficient can support the two-step mechanism. The vacuum device, in contrast, shows no power-law dependence, instead a random fluctuation within 1%, possibly due to interface scattering. Furthermore, the absence of two-step mechanism implies that the trap density available for device degradation is insignificant. In BTI results, the SiO 2 devices show significant V T shift, whereas no degradation in the case of vacuum devices. In SiO 2 devices, the NBTI was worse than PBTI but no dominant degradation source can be found in the vacuum device since both degradations were negligible.
The I Dsat shift in these control samples is typical. However, despite such voltages should be harsh stress conditions, the HCI and BTI shift and device failures were negligible for all cases of vacuum devices. Damage processes cannot exist as the nanowire channel is fully surrounded by vacuum and the absence of the gate dielectric material can therefore result in a stress-free attribute. Since the threshold voltage shift by HCI and BTI are negligible, the operation voltage can solely be limited by the junction breakdown voltage. In this regard, the maximum drive voltage of the present structure can be 4 V. Though the vacuum insulated device may sacrifice its scalability and performance, it has potential in security and long life-time applications such as military and space electronics where the gate oxide reliability is extremely important. In spite of the improvement in reliability, the weakness of the vacuum dielectric includes a low drive current due to low effective gate capacitance. Thus, mobility engineering would play an important role to compensate the current reduction. High mobility channels such as germanium and III-V semiconductor can be good candidates. Furthermore, optimization of crystal orientation and strain engineering would be considerations to boost the channel mobility.
In summary, a gate-all-around field effect transistor with vacuum gate dielectric was fabricated using standard silicon technology. The selective removal of gate oxide from an ordinary nanowire transistor resulted in a fully vacuum insulated nanowire. Due to the absence of the gate dielectric material, no gate dielectric degradation was observed. The threshold voltage shift was negligible for the HCI and NBTI stresses. The loss of the dielectric constant in vacuum can be compensated by the nature of the gate-all-around along with the scaling in nanowire diameter and physical vacuum gap thickness. The present vacuum gate dielectric gate-allaround transistor can be a potential candidate to solve the reliability issues associated with the gate dielectric. Subsequent film deposition for spacer to form hermetically sealed vacuum cavity must be investigated. A non-conformal deposition process is necessary in order to encapsulate the vacuum dielectric. The vacuum level would be determined by the vacuum level of the deposition process. Noise and radiation hardness studies are also needed to assess the viability of the proposed device. While conventional devices suffer from interface trap N it and bulk trap N ot , the proposed device suffers from only N it . Therefore, the vacuum gate dielectric can be less susceptible than SiO 2 or high-k. However, the impact of N it for the vacuum gate dielectric needs to be further studied.
